ECE 521 Fall 2016

Homework #3 - Part 2 (Due Nov 7)

In this HW you will **extend** *myspice* to **solve** a system of **nonlinear equations**, i.e., perform **dc analysis** of nonlinear circuits. You have already implemented the Newton iterative loop in HW# 2.

a) Add the code to readin, setup, and load *diodes*. The syntax is

Dname node(p) node(n) model value <the area field>

The diode is described by 
$$I = Area \times I_S \left( e^{\frac{V}{V_T}} - 1 \right)$$
 where  $I_S = 1 \times 10^{-16}$  A,  $V_T = 0.0258$  V. You do

not have to implement a model "readin" and processing and can hardcode the parameter values ( $I_s$  and  $V_T$ ).

- b) Solve the circuits test[9-10].ckt using *myspice* and note the number of iterations to convergence.
- c) Modify the diode stamping such that *pnjlim* is used for limiting the diode voltage before calculations and stamping. The *pnjlim* function from Spice3 is provided. Rerun test[9-10].ckt. How is the convergence of these examples with limiting?
- d) Add the code to readin, setup, and load MOSFETs. The MOSFET syntax is

Mname node(d) node(g) node(s) node(b) model value value <W and L, respectively>

The equations describing a NMOSFET are

$$I_{d} = \begin{cases} k' \frac{W}{L} \left[ (V_{gs} - V_{T})V_{ds} - \frac{V_{ds}^{2}}{2} \right] (1 + \lambda V_{ds}) & V_{gs} \ge V_{T}, V_{ds} \le V_{gs} - V_{T}, \text{ linear} \\ \frac{k'}{2} \frac{W}{L} (V_{gs} - V_{T})^{2} (1 + \lambda V_{ds}) & V_{gs} \ge V_{T}, V_{ds} \ge V_{gs} - V_{T}, \text{ saturation} \\ 0 & V_{gs} < V_{T}, \text{ cutoff} \end{cases}$$

$$V_{T} = V_{TO} + \gamma \left( \sqrt{V_{SB} + \phi} - \sqrt{\phi} \right)$$

The following parameters should be used

n-ch:  $V_{TO} = 0.7 \text{ V}$ ,  $\dot{k} = 100 \,\mu\text{A}/\text{V}^2$ ,  $\lambda = 0.05 \,\text{V}^{-1}$ ,  $\gamma = 0.5 \,\text{V}^{1/2}$ ,  $\phi = 0.6 \,\text{V}$ p-ch:  $V_{TO} = -0.9 \,\text{V}$ ,  $\dot{k} = 50 \,\mu\text{A}/\text{V}^2$ ,  $\lambda = 0.05 \,\text{V}^{-1}$ ,  $\gamma = 0.5 \,\text{V}^{1/2}$ ,  $\phi = 0.6 \,\text{V}$ 

You can hardcode these values (and not implement a model) but must distinguish between a NMOSFET and PMOSFET using the model field that is NMOS or PMOS, respectively. A template is included (mosfet.c, mosfet.h) for the MOSFET load. This is not functional code for *myspice* but is a template for writing the MOSload function with appropriate modifications. **The derivatives, current calculations, and stamps in this template are correct!** 

e) Solve the circuits test[11-16].ckt using *myspice* and note the number of iterations to convergence. List any convergence improvement techniques you had to use to get these circuits to converge. The code for the Spice3 limiting functions *limvds* and *fetlim* is provided.

## f) Add the code to readin, setup, and load NPN BJTs. The syntax is

Qname node(c) node(b) node(e) model

The equations describing a NPN transistor are

$$I_{C} = I_{S} \left( e^{V_{BE}/V_{T}} - 1 \right) - \frac{I_{S}}{\alpha_{R}} \left( e^{V_{BC}/V_{T}} - 1 \right)$$

$$I_{E} = -\frac{I_{S}}{\alpha_{F}} \left( e^{V_{BE}/V_{T}} - 1 \right) + I_{S} \left( e^{V_{BC}/V_{T}} - 1 \right)$$

$$I_{B} = -(I_{C} + I_{E})$$

$$B \xrightarrow{I_{B}}$$

$$B \xrightarrow{I_{B}}$$

The following parameters should be used  $V_T = 0.0258 \text{ V}, \quad I_S = 1 \times 10^{-16} \text{A}, \quad \alpha_F = 0.99, \quad \alpha_R = 0.01$ 

You can hardcode these values (and not implement a model). Use *pnjlim* for limiting the forward biased junction voltages before calculations and stamping.

Е

g) Solve the circuits test[17-18].ckt using *myspice* and note the number of iterations to convergence.